Copper pillar bump is a next generation flip chip interconnect which offers advantages in many designs while meeting current and future ROHS requirements. It is an excellent interconnect choice for applications such as transceivers, embedded processors, application processors, power management, baseband, ASICs and SOCs where some combination of fine pitch, ROHS/Green compliance, low cost and electromigration performance are required.

Copper Pillar Benefits

• Fine pitch capable down to 50 µm in-line and 40/80 µm staggered
• Cost reduction achievable in many designs by reducing substrate layer counts
• Superior electromigration performance for high current carrying capacity applications
• Electrical test at wafer level prior to copper pillar bump
• Compatible with bond pad opening/pitch and pad metallization of die designed for wire bond which enables quick time-to-market for conversion to flip chip

• Lower cost fine pitch flip chip (FPFC) interconnect versus Au stud bump for high bump density designs
• Lead free bump cap on copper pillar for green solutions
• Available with and without re-passivation
• Qualified for advanced silicon node Low-k devices
• Small fillet requirement for underfill enables more aggressive die-to-package design rule/smaller package footprint
• Extreme Fine Pitch on Silicon Package down to 40 µm for Thru Silicon Via (TSV) and Chip On Chip (CoC)
• Large installed capacity for turnkey FPFC copper pillar bump, assembly and test
Copper Pillar Bump Design Rules

- **Cu Pillar Diameter (D)**: 20-50 µm
- **Total Height (TH)**: 30-60 µm

Pad Design Guidelines

- **Row to Row Pitch**
  - 60 µm: N/A
  - 50 µm: N/A
  - 45/90 µm: 90
  - 40/80 µm: 80
  - 30/60 µm: 60

- **Bond Pad Width**
  - 60 µm: 30
  - 50 µm: 25
  - 45 µm: 22
  - 40 µm: 20
  - 30 µm: TBD

- **Trace Pitch**
  - 60 µm: 60
  - 50 µm: 50
  - 45 µm: 45
  - 40 µm: 40
  - 30 µm: 30

Cross Sections:

- **Bare Die PoP**
- **TMV® PoP**
- **FlipStack® CSP**
- **Molded Pop**
- **fcCSP**
- **F2F FlipStack® CSP**
Electromigration Reliability Comparison of Cu Pillar with SnAg Bump

The above plot shows improvement in life for Cu pillar over SnAg bump for the same current/temperature condition and similar bump/UBM geometry. No failure was observed in Cu Pillar bump even after 8000 hours of testing at the same condition.

SQB Results

<table>
<thead>
<tr>
<th>Test</th>
<th>Test Cond.</th>
<th>Read Point</th>
<th>SS</th>
<th>Results</th>
</tr>
</thead>
<tbody>
<tr>
<td>MSL3</td>
<td>30/60-192</td>
<td>260C 3X</td>
<td>77 x 12 lots</td>
<td>Pass</td>
</tr>
<tr>
<td>Ti/C B</td>
<td>-55°C/+125°C</td>
<td>1000X</td>
<td>77 x 3 lots</td>
<td>Pass</td>
</tr>
<tr>
<td>HAST</td>
<td>130°C/85%RH</td>
<td>96 hrs</td>
<td>77 x 3 lots</td>
<td>Pass</td>
</tr>
<tr>
<td>T&amp;H</td>
<td>85°C/85%RH</td>
<td>1000 hrs</td>
<td>77 x 3 lots</td>
<td>Pass</td>
</tr>
<tr>
<td>HTS</td>
<td>150°C</td>
<td>1000 hrs</td>
<td>77 x 3 lots</td>
<td>Pass</td>
</tr>
</tbody>
</table>